Skip to main content
Info

This server will be unavailable for a short period from 8am on Monday 26th October 2026.

University of Strathclyde University of Strathclyde

Myplace 2023/24

  • Home
  • Find a class
  • Student Experience
    Registration Visas & Immigration Letters (Bank/Council Tax/Status) Maintain Personal Details Maintain Curriculum Transfers & Exchanges Exams Personal Circumstances Use of Social Media & Virtual Learning Environments Student Support & Wellbeing Report & Support Absence and Voluntary Suspension Downloads for Students Appeals Complaints Procedure Withdrawing from your studies Graduation Postgraduate Taught & Postgraduate Research courses Transcripts Academic Verification Replacement Parchments Replacement Student Card
  • Student Voice
    Module Evaluations Student Surveys Report and Support Module Evaluation Reports You said, we did StrathReps
  • Help
    Services status Myplace support Request Support Twitter Create a site Reset my password
  1. Home
  2. Classes
  3. Introductory VHDL and FPGA Design
  4. Summary
  • Log in

Class info

Introductory VHDL and FPGA Design

  • Lecturer: David Crawford
  • Lecturer: Louise Crockett
  • Lecturer: Paul Murray
  • Lecturer: Robert Stewart
  • Lecturer: Jaime Zabalza
  • Organiser: Abdal Mnider
  • Organiser: Madhava Prabhu
  • Organiser: Andrew Baxter Reid

Skip Navigation
Navigation

  • Home

    • My classes

    • External toolModule Evaluations

    • My classes

    • Classes

      • Introductory VHDL and FPGA Design

Skip Strathclyde
Strathclyde

University of Strathclyde

Library

PEGASUS

Neptune

SPIDER

Module Catalogue

Careers Service

A-Z Guide

Skip Help
Help

My class list is wrong

Browse / Search all help topics

IT Helpdesk

Reset my password

IT Status

Skip Education Enhancement
Education Enhancement

About Education Enhancement

Staff Myplace Training

Teaching and Learning Online (TALON) Course

Twitter

2022-2023 Myplace

Skip Legal
Legal

Student User Guidelines

Freedom of Information

Privacy and Cookies

Use of Computing Facilities

Accessibility Statement

© University of Strathclyde
You are not logged in. (Log in)
Introductory VHDL and FPGA Design
  • Home
  • Find a class
  • Student Experience
    • Registration
    • Visas & Immigration
    • Letters (Bank/Council Tax/Status)
    • Maintain Personal Details
    • Maintain Curriculum
    • Transfers & Exchanges
    • Exams
    • Personal Circumstances
    • Use of Social Media & Virtual Learning Environments
    • Student Support & Wellbeing
    • Report & Support
    • Absence and Voluntary Suspension
    • Downloads for Students
    • Appeals
    • Complaints Procedure
    • Withdrawing from your studies
    • Graduation
    • Postgraduate Taught & Postgraduate Research courses
    • Transcripts
    • Academic Verification
    • Replacement Parchments
    • Replacement Student Card
  • Student Voice
    • Module Evaluations
    • Student Surveys
    • Report and Support
    • Module Evaluation Reports
    • You said, we did
    • StrathReps
  • Help
    • Services status
    • Myplace support
    • Request Support
    • Twitter
    • Create a site
    • Reset my password

Log in - myplace.strath.ac.uk

Log in using your University staff or student email address

Log in with Microsoft

This is the email address that was provided to you by the University of Strathclyde.

Log in with Shibboleth Login

This is the email address that was provided to you by the University of Strathclyde.

Log in using your username and password (external users)

Forgotten your username or password?

Need help logging into Myplace?

If you have login issues, please contact the IT Services Helpdesk - help@strath.ac.uk (Ext 4444, Tel 0141 548 4444)

Cookies must be enabled in your browser